Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
DDR2/MDDR Combo Command/Address Block ; UMC 0.13um HS/FSG Logic Process
View DDR2/MDDR Combo Command/Address Block ; UMC 0.13um HS/FSG Logic Process full description to...
- see the entire DDR2/MDDR Combo Command/Address Block ; UMC 0.13um HS/FSG Logic Process datasheet
- get in contact with DDR2/MDDR Combo Command/Address Block ; UMC 0.13um HS/FSG Logic Process Supplier
Interface Solution IP
- AXI Interface Core
- PCIe 5.0 Controller with AMBA AXI interface
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- CCIX 1.1 Controller with AMBA AXI interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard