DDR3/4/LPDDR3/4 combo PHY GF 22 FDX
Silicon proven in mass production and test chips, the PHY combines low power consumption with its small size. This compact form factor is translated into low I/O pin count, simplifying both package substrate and PCB, while potentially allowing for board level routing with only 2 layers.
Leveraging a choice of DFI V2.0/V2.1/V3.0/V3.1/V4.0/ standards, the PHY can be integrated with memory controller from our own or major compatible 3rd parties. It is fully register controlled via an APB and the production testing is simplified through high-speed BIST, loopback modes, and boundary scan.
With a self-contained yet modular design, the PHY contains the I/Os, ESD, a timing synch module DLLs and can be expanded to a virtually unlimited bus width. The Optional components include customer specific bus widths, integrated PLLs, custom pinouts, and the Innosilicon memory controller which supports AHB/AXI and FIFO interfaces. We provide custom DDR solutions to meet your needs while handling whatever level of integration support as you required.
View DDR3/4/LPDDR3/4 combo PHY GF 22 FDX full description to...
- see the entire DDR3/4/LPDDR3/4 combo PHY GF 22 FDX datasheet
- get in contact with DDR3/4/LPDDR3/4 combo PHY GF 22 FDX Supplier
Block Diagram of the DDR3/4/LPDDR3/4 combo PHY GF 22 FDX

Combo PHY IP
- LPDDR5/LPDDR4 combo PHY on 14nm, 12nm
- LPDDR5x/LPDDR5/LPDDR4 combo PHY on 7nm
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI D-PHY v1.2/LVDS/TTL combo PHY&Controller(supporting CSI/DSI)
- MIPI C-PHY/D-PHY Combo IP 4.5Gsps/4.5Gbps in TSMC N5
- MIPI C-PHY/D-PHY Combo IP 4.5Gsps/4.5Gbps in TSMC N5