DDR3/LPDDR23 PHY - 55LL
It is easy to integrate B55LLDDRPHY-D3LP23 with BDDRCTL-D3LP23 controller IP or other third party DDR controller through the AHB/APB register interface and DFI3.1 interface. Technique support will be provided to help the customer for integration/validation.
View DDR3/LPDDR23 PHY - 55LL full description to...
- see the entire DDR3/LPDDR23 PHY - 55LL datasheet
- get in contact with DDR3/LPDDR23 PHY - 55LL Supplier
DDR3 PHY IP
- DDR3 PHY - GLOBALFOUNDRIES 12nm
- DDR3/4 and LPDDR2/3/4/4x Combo PHY&MAC
- DDR3/DDR4 IP solution with high performance and low power
- Command/Address Block of DDR3/DDR4/LPDDR2/LPDDR3 Combo PHY for Solder bump Flip chip version ; UMC 40nm LP LowK Logic Process
- Data Block of DDR3/DDR4/LPDDR2/LPDDR3 Combo PHY for Solder bump Flip chip version ; UMC 40nm LP LowK Logic Process
- DDR3/LPDDR23 PHY - 65LL