The INNOSILICON DDR IPTM Mixed-Signal DDR4/DDR3/DDR3L combo PHY provides turnkey physical interface solutions for ICs requiring access to JEDEC compatible SDRAM devices. It is optimized for low power and high speed (up to 2400Mbps) applications with robust timing and small silicon area in 22nm process. It supports JEDEC DDR4/DDR3/DDR3L SDRAM components in the market. The PHY components contain DDR specialized functional and utility, critical timing synchronization module (TSM) and a low power/jitter PLLs for SDRAM interface.
View
DDR4/3/4l/3l PHY TSMC12FFC
full description to...
see the entire
DDR4/3/4l/3l PHY TSMC12FFC
datasheet
get in contact with
DDR4/3/4l/3l PHY TSMC12FFC
Supplier
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.