DDR4 / DDR3/ DDR3L / LPDDR4 Memory Controller IP optimized for low latency

The DDR (Double Data Rate) controller IP is for LPDDR4 and DDR4/3/3L optimized for low latency. The Controller IP is silicon proven and connects to DDR PHY via the DFI 4.0 interface to provide customers a complete memory interface solution with ease of integration and faster time to market.
This memory controller supports DDR4, DDR3, DDR3L, LPDDR4 SDRAM. This memory controller is a high-speed interface used for data read/write between internal engine and outside SDRAM bus, and transfers the internal signal to meet the SDRAM specification.
In order to have more large memory space for ASIC IC to store, it is better for low cost to store memory to external DRAM. So DDR (Double Data Rate) controller is needed. All engines in ASIC IC can store any information and data
through DDR controller to DRAM by using AXI interface.
For Write : DDR controller transfers write command/address and data of engines from AXI interface to DRAM interface and write data into DRAM.
For Read : DDR controller transfers read command/address of engines from AXI interface to DRAM interface. After DRAM gets Read command/address, DRAM will transform data to DDR controller by DRAM interface, and then DDR controller helps to transfer the data to data owner engine by AXI interface

• see the entire DDR4 / DDR3/ DDR3L / LPDDR4 Memory Controller IP optimized for low latency datasheet
• get in contact with DDR4 / DDR3/ DDR3L / LPDDR4 Memory Controller IP optimized for low latency Supplier