English
You are here:
Device Secure Debug
The Joint Test Action Group (JTAG) is the IEEE1149.1 Standard Test Access Port (TAP) and Boundary Scan Architecture.
Giving a full access to the internal system components of the device, the TAP interface can be a backdoor for hackers.
Secure-IC offers a set of tools to secure the access to the device. This solution can be deployed in the Securyzr iSE or as a standalone IP.
Giving a full access to the internal system components of the device, the TAP interface can be a backdoor for hackers.
Secure-IC offers a set of tools to secure the access to the device. This solution can be deployed in the Securyzr iSE or as a standalone IP.
View Device Secure Debug full description to...
- see the entire Device Secure Debug datasheet
- get in contact with Device Secure Debug Supplier
security ip IP
- High-security silicon IP core with a hardware root-of-trust
- RT-630 Programmable Root-of-Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- RT-660 DPA-Resistant Programmable Root-of-Trust Security Processor for Govt/Aero/Defense FIPS-140
- RT-660-FPGA DPA-Resistant Programmable Root-of-Trust Security Processor for Govt/Aero/Defense FIPS-140
- RT-640 Programmable Root-of-Trust Security Processor for Automotive ASIL-B-ready
- RT-645 Programmable Root-of-Trust Security Processor for Automotive ASIL-D-ready