Digital Stabilisation IP Core

The Digital Stabilisation IP Core fully supports Xilinx Zynq capabilities of cross domain FPGA-ARM-processing. This enables the Core to leverage the power of software based adaptive algorithms without impacting the throughput performance of highly pipelined FPGA processing. The DS Digital Stabilisation IP Core is designed to meet the most demanding requirements of military driver assistance systems. Nevertheless it can be easily tailored to different applications using the comprehensive range of run-time control parameters.

• see the entire Digital Stabilisation IP Core datasheet
• get in contact with Digital Stabilisation IP Core Supplier