English
2D Vector Graphics Accelerator / GPU (Graphics Processing Unit)
You are here:
Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 40LP
Supports Display Port 1.4 Rx IP Channel capacity Programmable analogue characteristics including CDR Bandwidth, Equalizer Strength, Terminator Resistor, and BGR Voltage are available up to 5.4bps per channel (HBR2), and they also cover testability options like PLL alone test and analogue signal monitor.
View Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 40LP full description to...
- see the entire Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 40LP datasheet
- get in contact with Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 40LP Supplier
Block Diagram of the Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 40LP
Display Port 1.4 Rx controller IP IP
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 28HPC+
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 28HPC
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 40SP
- Display Port 1.4 Rx PHY & Controller IP (Silicon Proven in IDM 180nm /150nm)
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 55SP
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 55SP