English
Neural network-based speech recognition technology for voice assistants and IoT devices
You are here:
Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC
DisplayPort version 1.4 compliant transmitter PHY supports 1.62Gbps (RBR) to 5.4Gbps (HBR2) bit rate Integrated 100-ohm termination resistors with common-mode biasing Integrated equalizer with tunable strength Configurable analog characteristics CDR bandwidth, Equalizer strength, Terminator resistance, BGR voltage, Regulator voltage, Support PLL test and internal analog signal monitor 1.8V/0.9V power supply.
View Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC full description to...
- see the entire Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC datasheet
- get in contact with Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC Supplier
Block Diagram of the Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC
Silicon Proven DP IP
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 28HPC+
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 28HPC
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in UMC 40SP
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 40LP
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 40LP
- LVDS/FPD Link IP, Silicon Proven in GF 65/55LPe