UFS 3.0 Host Controller with AES Encryption compatible with M-PHY 4.0 and UniPro 1.8
DisplayPort Video Interface (up to 5.4Gbps)
The Altera® DisplayPort MegaCore® function implements a receiver and transmitter at raw bit rate of 1.62, 2.7, or 5.4 Gbps per lane with support to have 1, 2, or 4 differential data pairs (lanes) in a Main Link. Data is 8b/10b encoded where each 8 bits of information is encoded with a 10 bit symbol. So the effective data rates after decoding are 1.296, 2.16, and 4.32 Gbps per lane (or 80% of the total) and support DisplayPort v1.2 specification.
View DisplayPort Video Interface (up to 5.4Gbps) full description to...
- see the entire DisplayPort Video Interface (up to 5.4Gbps) datasheet
- get in contact with DisplayPort Video Interface (up to 5.4Gbps) Supplier
DisplayPort IP
- USB 3.1/DisplayPort 1.4 IP Subsystem Solution
- DisplayPort 1.4a IP Core
- ASIL-B Ready ISO 26262 Certified VESA DisplayPort 1.4 Forward Error Correction (FEC) Transmitter
- DisplayPort Transmitter Link Controller
- DisplayPort Receiver Link Controller
- Content Protection (HDCP) 2.2/2.3 embedded security modules (ESMs) for HDMI, DisplayPort, and USB 3.x Type-C interfaces