English
You are here:
Dolphin GPIO Controller
Dolphin Technology provides General Purpose I/O IP which cosists of up to 32 I/O ports that can be programmed individually for input, output, or bidirectional operation. Each port can be programmed to trigger the GPIO interrupt on level (high, low) or edge (rising, falling, any) events. The IP serves as additional means of communication between various components of the system on chip (SoC).
Features
- Dolphin GPIO Controller supports:
- + Programmable number of GPIO signals which is input, output or bidirectional operation
- + Programmable interrupt with some event types
- + Bypass mode to control directly each GPIO port
- + Support internal register to capture input or output data
- + Support open drain and pull up/down option
- + Clock synchronization
- + Programmable FIFO watermarks
- + Interrupt interface
- + Software interface consistent with AMBA APB Bus, configurable bus width 8/16/32+
Benefits
- Compliant with the following specifications:
- + AMBA, Advanced Peripheral Bus (APB) Specification Version 2.0
- + AMBA, Advanced High-performance Bus (AHB) Specification Version 2.0
- + AMBA, Advanced eXtensibale Bus (AXI) Specification Version 4.0
- + AMBA, Advanced eXtensibale Lite Bus (AXI-Lite) Specification Version 4.0
Deliverables
- + Encrypted Verilog/SystemVerilog RTL, or post-synthesis netlist
- + Synthesis and STA scripts
- + User guide documents
- + SV/UVM Verification suite with BFM
Applications
- Communications, Data Processing, Industrial, Automotive
View Dolphin GPIO Controller full description to...
- see the entire Dolphin GPIO Controller datasheet
- get in contact with Dolphin GPIO Controller Supplier
gpio
- APB4 General Purpose Input/Output Module
- TSMC based IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes
- A 28nm 1.8V-3.3V Fail-Safe General-Purpose IO & OSC
- A 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- A 180nm Flip-Chip IO library with 1.2-1.8V GPIO, 1.8V & 5V analog/RF, 20-36V ultra-low leakage low-cap HV analog and OTP program cell
- A 65nm Wirebond IO library with 2.5V GPIO, LVDS TX & RX and 2.5V analog / RF