Configurable controllers for PCIe 4.0 and CCIX supporting Dual Mode applications
DPA- and FIA-resistant Ultra High Bandwidth FortiCrypt AES IP core
This is a unique solution in the market since it combines multi-pipelined architecture with protection against SCA and FIA.
The AES XP-DPA-FIA IP Core, as well as all the FortiCrypt products, is based on RAMBAM – the next-generation purely algorithmic, implementation-agnostic protection scheme of AES. It is designed to provide the highest level of protection against side-channel attacks (SCA) and fault injection attacks (FIA), including SIFA.
The RAMBAM protection scheme utilizes masking methods based on finite field arithmetic that implement attack resistance without incurring extra latency costs.
The core protection mechanism was verified using the rigorous Test Vector Leakage Assessment (TVLA) test at 1B traces, both by FortifyIQ and by a third-party Common Criteria lab. Resistance to attacks was validated analytically and on a physical device. The cores are fully synthesizable and do not require custom cells or special place & route handling.
View DPA- and FIA-resistant Ultra High Bandwidth FortiCrypt AES IP core full description to...
- see the entire DPA- and FIA-resistant Ultra High Bandwidth FortiCrypt AES IP core datasheet
- get in contact with DPA- and FIA-resistant Ultra High Bandwidth FortiCrypt AES IP core Supplier
Block Diagram of the DPA- and FIA-resistant Ultra High Bandwidth FortiCrypt AES IP core
side channel IP
- Secure-IC Securyzr™ Tunable Cryptography solutions with embedded side-channel protections: AES - SHA2 - SHA3 - PKC - RSA - ECC - Crystals Kyber - Crystals Dilithium - XMSS - LMS - SM2 - SM3 - SM4 - Whirlpool - CHACHA20 - Poly1305
- LPDDR4x/5 Secondary/Slave (memory side!) PHY
- LPDDR4x Secondary/Slave (memory side!) PHY
- LPDDR5 Secondary/Slave (memory side!) PHY
- LPDDR5X Secondary/Slave (memory side!) PHY
- Multi Protocol IO Concentrator (RDC) IP Core for Safe and Secure Ethernet Network