English
Low Latency & size Interlaken core for ASIC or FPGA, up to 1,000Gbps, 32 lanes, 112G/lane
You are here:
DPA Resistant AES Core
The DPA Resistant AES solution implements the AES algorithm with built-in robust, flexible side-channel resistance validated and optimized for different performance and security levels.
View DPA Resistant AES Core full description to...
- see the entire DPA Resistant AES Core datasheet
- get in contact with DPA Resistant AES Core Supplier
Block Diagram of the DPA Resistant AES Core IP Core
AES IP
- AES (ECB-CBC-CFB-CTR-GCM), 1 Billion Trace DPA Resistant Cryptographic Accelerator Cores
- AES (ECB), 1 Billion Trace DPA Resistant Cryptographic Accelerator Cores
- AES Encryption / Decryption with Key 128/192/256 bits
- INSIDE Secure SafeXcel-IP-61 High-Speed AES-GCM-GMAC Accelerator Family
- Rambus DPA and Fault Injection Resistant AES-32 Cryptographic Core
- INSIDE Secure 800G Multi-Channel MACsec Engine from Rambus