Dual FPD-link Transmitter, 30/24-bits color, 40-170 Mhz (SVGA/HDTV@120hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression
This transmitter converts 10 LVDS, (low voltage differential signaling) data streams, into up to 60 bits (dual pixel 30-bits) CMOS data plus 10 control signals (VSYNC, HSYNC, DE, and 7 user-defined signals).
At a maximum pixel rate of 170Mhz, LVDS data line speed is 1.19Gbps, providing a total maximum bandwidth of 11.9Gb/s (1.487Gbytes per second).
This IP can drive two (2) independent displays with resolution up to UXGA/Full HD (dual asynchronous input /output).
View Dual FPD-link Transmitter, 30/24-bits color, 40-170 Mhz (SVGA/HDTV@120hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression full description to...
- see the entire Dual FPD-link Transmitter, 30/24-bits color, 40-170 Mhz (SVGA/HDTV@120hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression datasheet
- get in contact with Dual FPD-link Transmitter, 30/24-bits color, 40-170 Mhz (SVGA/HDTV@120hz) - with 2 independant links capability LVDS SerDes 70:10 channel compression Supplier
FPD IP
- LVDS FPD Display Interface Transmitter IP (Silicon Proven in GF 65LPe/ /55LPe)
- LVDS FPD Display Interface Transmitter IP (Silicon Proven in GF 28nm)
- LVDS FPD Display Interface Receiver IP (Silicon Proven in IDM 180nm /150nm)
- FPD LVDS Display Interface - 1 & 2 Port LVDS Panels
- 0.6G-4Gbps V-by-One/LVDS Transmitter PHY IP (Silicon Proven GF 22FDX)
- Dual FPD-link, 30-Bits Color LVDS Receiver, 170Mhz (SVGA/FHD@120Hz) LVDS de-serializer 10:70 channel decompression with automatic de-skew