English
Compact, efficient 64-bit RISC-V processor with 5-stage pipeline
You are here:
Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
Dual Port SRAM compiler - TSMC 40 nm uLP - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
View Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k full description to...
- see the entire Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k datasheet
- get in contact with Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k Supplier
SRAM IP
- Memory (SRAM, DDR, NVM) encryption solution
- NIST-Certified Random Number Generator, software-only implementation using SRAM start-up values as source of randomness
- Single Port, Low Voltage, GLOBALFOUNDRIES 55LPX with Flash, HVt & Svt, SRAM Memory Compiler
- Single Port, Low Voltage, GLOBALFOUNDRIES 28SLP, HVt & Svt, SRAM Memory Compiler
- Single Port, Ultra High Speed, GF 22FDX, SRAM Memory Compiler
- Software implementation for Hardware Root of Trust Software to Create, Wrap and Manage Keys