English
You are here:
Emulation of RF and channel impairments in Verilog
The BAY9 Virtual RF (VRF) is an IP core written in Verilog, that allows to emulate most system aspects of a typical RF transmission. When connected to a physical layer (PHY) core, the VRF IP core replaces a real RF device between TX-DAC output and RX-ADC input.
View Emulation of RF and channel impairments in Verilog full description to...
- see the entire Emulation of RF and channel impairments in Verilog datasheet
- get in contact with Emulation of RF and channel impairments in Verilog Supplier
Virtual RF IP
- Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks
- Linear Regulator, Low Noise optimized for sensitive application such as RF or PLL blocks
- Combo controller with Bluetooth Low Energy 5.4 Link Layer and 802.15.4 MAC
- Wi Fi PHY TestBench IP
- IEEE 802.11 ah WiFi HaLow
- Intelligent Sensor and Power Management Design Platform