English
CLICK - The universal solution of power gating for the whole SoC
You are here:
ESD solution set for HV/BCD processes
ESD solutions and Analog Pads for HV and BCD processes
Silicon and product proven in
TSMC 0.18um HV and BCD (GEN I and II)
TMSC 0.25um BCD (GEN I and II)
TSMC 0.35um HV and BCD
UMC 0.18um and 0.152um HV
TJ 0.18um and 0.35um BCD
Proprietary processes (0.13um, 0.35um)
All voltage domains (upto 80V proven)
Silicon and product proven in
TSMC 0.18um HV and BCD (GEN I and II)
TMSC 0.25um BCD (GEN I and II)
TSMC 0.35um HV and BCD
UMC 0.18um and 0.152um HV
TJ 0.18um and 0.35um BCD
Proprietary processes (0.13um, 0.35um)
All voltage domains (upto 80V proven)
Features
- Analog Pads
- Power Pads
- Ground Pads
- ESD protection cells
Benefits
- EMC compliant (DPI: IEC 62132)
- High holding voltage (high latch up robustness)
- High ESD robustness levels (IEC 61000-4-2, ISO 10605, HBM, MM, CDM)
Deliverables
- .gds
- .lvs support
- datasheet
- documentation
- integration services
Applications
- Automotive
- Industrial
- Medical
- Other
View ESD solution set for HV/BCD processes full description to...
- see the entire ESD solution set for HV/BCD processes datasheet
- get in contact with ESD solution set for HV/BCD processes Supplier
ESD
- ESD solution set for LV & advanced processes
- High ESD analog IO library
- Analog I/O Pads with and without ESD Protection
- TSMC based IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes
- High-voltage solutions in baseline TSMC & GlobalFoundries technologies
- ESD Protection