English
You are here:
eUSB 3.1 Gen 2 Device Controller - Software Enumeration, FIFO Interface
Leveraging the benefits of eUSB 3.0/3.1 Gen 1 device controller, eUSB 3.1 Gen 2 is designed using the Intel FPGA built-in 10 Gbps transceiver. It is a one-stop solution for all USB requirements ranging from USB 3.1 to USB 2.0. It supports SuperSpeed+ (SSP), SuperSpeed (SS), High Speed (HS) and Full Speed (FS) communication modes. The Core architecture allows to use minimal pins from FPGA for USB 3.1 interface with better stability. It provides USB 2.0 backward compatibility using an external USB 2.0 ULPI PHY.
It has been designed to provide simplicity and flexibility along with highest throughput i.e. >7Gbps. Avalon interface allows to manage the control transfer using software, provides flexibility, while FIFO interface allows to transfer the data over non-control endpoint ensuring highest throughput.
It has been designed to provide simplicity and flexibility along with highest throughput i.e. >7Gbps. Avalon interface allows to manage the control transfer using software, provides flexibility, while FIFO interface allows to transfer the data over non-control endpoint ensuring highest throughput.
Features
- USB 3.1 Specific Features
- Supports SuperSpeed+ (SSP) and SuperSpeed (SS) modes
- Uses Altera Transceiver as a PHY layer and thus eliminates need for external PHY for USB 3.1
- USB 2.0 Specific Features
- Supports High Speed (HS) and Full Speed (FS) modes
- Provides well-known ULPI interface to interact with external USB 2.0 PHY
- Ease of Use
- Ready to use component for Altera’s Qsys
- Simple FIFO interface to transfer data over non-control endpoint
- Automated timing constraints
- Flexibility
- Capable to support up to 31 endpoints (1 default control endpoint, 15 IN endpoints and 15 OUT endpoints)
- Allows to select number of buffers per endpoint based on the requirement
Benefits
- No need for external PHY for USB 3.1 Gen 1 and Gen 2 interface
- Uses in-built transceiver as PHY layer
- Requires less pins compared to external PHY
Deliverables
- Encrypted IP Core
- Reference Design
- Reference Documents
- Reference Nios II Sample Code
- Reference Windows Application
- Windows Driver (object code)
Applications
- Imaging Device
- Smart Phones
- External Hard Disk
- Machine Vision
- Data Center
Block Diagram of the eUSB 3.1 Gen 2 Device Controller - Software Enumeration, FIFO Interface
Video Demo of the eUSB 3.1 Gen 2 Device Controller - Software Enumeration, FIFO Interface
This video showcase the performance achieved for the eUSB 3.1 Gen 2 Device Controller IP Core on Arria 10 GX development kit.
View eUSB 3.1 Gen 2 Device Controller - Software Enumeration, FIFO Interface full description to...
- see the entire eUSB 3.1 Gen 2 Device Controller - Software Enumeration, FIFO Interface datasheet
- get in contact with eUSB 3.1 Gen 2 Device Controller - Software Enumeration, FIFO Interface Supplier