The Extended MIPI CSI2 Serial Video Receiver IP core is designed to support those trends, and, at the same time, work with a relatively slow clock rate, processing several pixels per clock.
The Extended MIPI CSI2 Serial Video Receiver IP core has an internal 64-bit bus. With this bus width, 10Gbps can be handled by a reasonable167MHz clock.
The output path of the The Extended MIPI CSI2 Serial Video Receiver IP core can handle 1, 2 or 4 pixels in parallel. Image sensors which generate, for example, 12M * 60 fps = 720M pixels per second, can be handled by the SVRPlus-CSI2-F driven by a 180MHz clock, if the PARALLEL_PIXELS compilation switch is set to 4.
The Extended MIPI CSI2 Serial Video Receiver IP core can handle up to 8 data lanes, with one or two clock lanes, and at up to 1.5Gbps per lane. If extended CSI2 is not required, the customer can save gate count and off-FPGA circuits by setting the EIGHT_LANES compilation switch to NO.
- 64 bit internal bus
- 8 data lanes, with one or and 2 clock lanes in extended CSI2 mode
- 1,2 or 4 24-bit pixels per clock
- optional BER measurement
- AMBA-APB access to all registers (I2C available)
- Optimized for FPGA implementations
- Supports top of the line image sensors, with 4 or 8 data lanes and up to 1.5Gbps per lanes with clock rates in the 200MHz range
- Verilog RTL
- analog front-end reference design
- synthesis instructions
Block Diagram of the Extended MIPI CSI2 Serial Video Receiver For FPGA