English
You are here:
Flash Memory LDPC Error Correction
The Xilinx® LogiCORE™ IP Flash Memory low-density parity-check (LDPC) Error Correction core is a major component for improving flash reliability. It implements the encoding and decoding functions for cloud and data center storage applications. The core utilizes advanced code construction methodology and proprietary optimization technique to achieve best code performance and low error floor. It is also designed with high resource efficiency and low latency and can be targeted to Virtex®-7, Kintex®-7, Virtex UltraScale™, and Kintex UltraScale devices
View Flash Memory LDPC Error Correction full description to...
- see the entire Flash Memory LDPC Error Correction datasheet
- get in contact with Flash Memory LDPC Error Correction Supplier
Communication and Networking IP
- 1.25G - 15.5G/28G SerDes IP, Supports Communication standards(CEI-6/11/S-M-LR, CEI 28G-VSR, CEI 28G MR, XFI/SFI, XAUI/CAUI, SGMII, QSGMII, CR4, SFP+) (Silicon Proven in ST 28FDSOI)
- CPU Designed for the Next Generation of High Performance Wireless Communications and Networking
- 8-bit >100GSa/s Ultra-high-speed ADC in 16nm TSMC CMOS
- 8-bit ≤51GSa/s Ultra-high-speed ADC in 16nm TSMC CMOS
- 8-bit ≤25GSa/s High-speed Low power ADC in 16nm TSMC CMOS
- 8-bit ≤120GSa/s Ultra-high-speed DAC in TSMC 16nm CMOS