English
You are here:
Floating-point Adder
High-speed fully pipelined 32-bit floating-point adder/subtracter based on the IEEE 754 standard. Results have a latency of 5 clock cycles.
Ideal for floating-point pipelines, arithmetic units and processors.
Ideal for floating-point pipelines, arithmetic units and processors.
View Floating-point Adder full description to...
- see the entire Floating-point Adder datasheet
- get in contact with Floating-point Adder Supplier
Block Diagram of the Floating-point Adder IP Core
IEEE 754 IP
- Single precision, IEEE 754, floating point divider
- Single precision, IEEE 754, integer to floating point conversion
- 64 Bit Floating Point FFT/IFFT Hardware Accelerator for N = 4096
- Single precision floating-point fast speed parametrized multi operands adder
- Single precision floating-point 2 cycle's multiplier
- Floating-point (IEEE 754) IP based on Arria 10 and Stratix 10 FPGAs