English
You are here:
Floating-point Divider
High-speed fully pipelined 32-bit floating-point divider based on the IEEE 754 standard. Features a generic latency from 2 to 49 clock cycles.
Ideal for floating-point pipelines, arithmetic units and processors.
Ideal for floating-point pipelines, arithmetic units and processors.
View Floating-point Divider full description to...
- see the entire Floating-point Divider datasheet
- get in contact with Floating-point Divider Supplier
Block Diagram of the Floating-point Divider IP Core
IEEE 754 IP
- Single precision, IEEE 754, floating point adder
- Single precision, IEEE 754, floating point multiplier
- Single precision, IEEE 754, integer to floating point conversion
- Half precision, IEEE 754, floating point fused multiply add
- Floating-point (IEEE 754) IP based on Arria 10 and Stratix 10 FPGAs
- Floating Point Divider