English
You are here:
FPGA Proven PCIe GEN6 Controller
PCIe GEN6 Controller IP Delivers data speed up to 64GT/s (Gigatransfers per second) per lane. Multi-channel packet processing and enhanced RAS capabilities ensure data integrity and simplify system integration. Configurable for both Root Port and Endpoint use, it supports a wide range of applications such as high-performance computing, data centers, AI/ML, high-speed networking, to name a few.
View FPGA Proven PCIe GEN6 Controller full description to...
- see the entire FPGA Proven PCIe GEN6 Controller datasheet
- get in contact with FPGA Proven PCIe GEN6 Controller Supplier
Block Diagram of the FPGA Proven PCIe GEN6 Controller IP Core
