Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Fractional-N PLLs for Performance Computing

Perceptia’s DeepSub™ pPLL03F is a family of all digital PLLs featuring low-jitter and compact area suitable for clocking applications with critical ti...