English
You are here:
Graychip Emulation core
The Graychip Emulation core provides a practical alternative to the Graychip devices that the manufacturer no longer recommends for new designs. It is fully compatible with existing software designed for GC1012B. A functional, rather than pin-for-pin replacement, it is easy to integrate as the design’s new PCB is developed so that it can be connected directly to the same components as the existing design. Thanks to its modern FPGA-based architecture, RFEL’s Graychip Emulation improves on both speed and power consumption over GC1012B. It even offers extra capabilities not available on the original device. RFEL’s Graychip Emulation core stands out as a complete, forward-looking solution for designers looking to breathe new life into ageing Graychip-based systems.
View GC1012B DDC Emulator full description to...
- see the entire GC1012B DDC Emulator datasheet
- get in contact with GC1012B DDC Emulator Supplier
Block Diagram of the Graychip Emulation core
ddc IP
- TSMC based IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes
- A 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- A 22nm Wirebond IO library with dynamically switchable 1.8V/3.3V GPIO, 3.3V I2C open-drain, & analog cells
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell
- A 130nm Wirebond IO library with 3.3V GPIO, LVDS TX & RX, 3.3V I2C open-drain, analog cell and OTP program cell
- Open-drain I2C and SMBUS, DDC, CEC & HPD IO offerings in TSMC Technologies