55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
PCI Express Gen1/Gen2/Gen3 Hybrid Controller with SRIOV Support
The PCI Express Hybrid (RC and EP) Controller is part of the PCI-Express (GPEX) family of IP solutions which includes Endpoint (GPEX-EP), Root Complex (GPEX-RC), Switch port Controller (GPEX-SW), Switch (GPEX-SWITCH), GPEX-AXI Bridge (GPEX-AXI), GPEX-AHB Bridge (GPEX-AHB) and Advanced Switching (GPEX-AS) designs.
The controller's simple, configurable and layered architecture is independent of application logic, PHY designs, implementation tools and, most importantly, the target technology. Mobiveil solution allows the licensees to easily migrate among FPGA, Gate array and Standard cell technologies optimally. Its flexible backend interface makes it easy to be integrated into wide range of applications. Mobivel solution provides highly scalable bandwidth through configurable lanes, widths and frequencies.
The PCI Express Hybrid (RC and EP) Controller leverages years of experience in PCI, PCI-X and HyperTransport technologies and the expertise in creating system validated IP solutions with RTL, synthesis, simulation, board and software elements to offer lowest risk in terms of compliance and inter operability.
View Gen5 PCIe Hybrid Controller with SR-IOV and ARI Support full description to...
- see the entire Gen5 PCIe Hybrid Controller with SR-IOV and ARI Support datasheet
- get in contact with Gen5 PCIe Hybrid Controller with SR-IOV and ARI Support Supplier
Block Diagram of the PCI Express Gen1/Gen2/Gen3 Hybrid Controller with SRIOV Support

PCI Express IP
- PCI Express 5.0/4.0/3.0/2.1/1.1 Core from Rambus
- Complete PCIe 4.0 Soft IP supporting endpoint, root port, switch, bridge and advanced features such as SR-IOV, multi-function, data protection (ECC, ECRC), ATS, TPH, AER and more
- Configurable PCI Express 4.0 Controller for ASIC/SoC with a configurable AMBA AXI3/AXI4 user interface
- PCIe 5.0 Controller
- Gen5 PCIe Transparent Switch
- Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC with AMBA AXI User Interface