Design & Reuse
Catalog of SIP Cores
System on Chip design resources

GF L018IB 180nm Clock Generator PLL - 55MHz-275MHz

The Clock Generator PLL is designed to multiply an input clock by an integer between 1 and 4096. It does not provide any deskew functionality. It cont...