Design & Reuse
Catalog of SIP Cores
System on Chip design resources

GLOBALFOUNDRIES 28nm SLP 2.5v/1.0v PLL

This IP is a programmable Analog PLL suitable for high speed clock generation. The high speed VCO can run from 800MHz to 3200MHz.By setting DM [5:0] a...