This IP is a programmable Analog PLL suitable for high speed clock generation. The high speed VCO can run from 800MHz to 3200MHz.By setting DM [5:0] and DN [10:0] to different values according to different FREF, CLK will be locked at the multiples of input frequency.CLKO is CLK divided by DP1[2:0]&DP2[2:0].
View
GLOBALFOUNDRIES 28nm SLP 2.5v/1.0v PLL
full description to...
see the entire
GLOBALFOUNDRIES 28nm SLP 2.5v/1.0v PLL
datasheet
get in contact with
GLOBALFOUNDRIES 28nm SLP 2.5v/1.0v PLL
Supplier
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.