English
You are here:
GSMC 0.18um 3.3v APLL
Present IP is a programmable Analog PLL suitable for high speed clock generation. High speed VCO can run from 150MHz to 266MHz. By setting different values of DM(4:0) and DN(5:0) according to different REFIN, CK0 will be locked at the multiples of input frequency.
View GSMC 0.18um 3.3v APLL full description to...
- see the entire GSMC 0.18um 3.3v APLL datasheet
- get in contact with GSMC 0.18um 3.3v APLL Supplier
pll IP
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- TSMC CLN7FFLVT 7nm Deskew PLL - 300MHz-1500MHz
- TSMC CLN7FF 7nm Spread Spectrum PLL - 700MHz-3500MHz
- TSMC CLN7FF 7nm Ultra PLL - 15MHz-3250MHz
- Fractional-N Frequency Synthesizer PLL (3nm - 180nm)
- Ultra Low Area Frequency Synthesizer PLL (5nm - 90nm)