English
Process Detector (For DVFS and monitoring process variation), TSMC N3
You are here:
Half precision, IEEE 754, floating point fused multiply add
The eSi-HP-FP-Fused-Multiply-Add IP core implements half-precision (16-bit), IEEE 754 compliant, floating-point fused multiply and add operations.
View Half precision, IEEE 754, floating point fused multiply add full description to...
- see the entire Half precision, IEEE 754, floating point fused multiply add datasheet
- get in contact with Half precision, IEEE 754, floating point fused multiply add Supplier
IEEE 754 IP
- Single precision, IEEE 754, floating point adder
- Single precision, IEEE 754, floating point multiplier
- Single precision, IEEE 754, floating point to integer conversion
- 64 Bit Floating Point FFT/IFFT Hardware Accelerator for N = 4096
- Single precision floating-point 2 cycle's multiplier
- Floating-point (IEEE 754) IP based on Arria 10 and Stratix 10 FPGAs