English
UFS 2.1 Host Controller compatible with M-PHY 3.1 and UniPro 1.6
You are here:
Hantro G2 Multi-format Decoder IP (HEVC and VP9)
Hantro G2 is a scalable IP solution providing an optimized silicon area depending on target market and performance requirements varying from leading edge 4K@60 fps for e.g. Ultra-HD TV, to industry standard 1080p HD, or to lower tier SD resolution for feature phones, etc.
Hantro G2 is industry’s first IP to support 4K@60 fps with a single-core architecture using less than 1 million logic gates. Hantro G2 represents the 13th generation of Hantro Video IP, the market leading video semiconductor IP deployed in more than one billion of chips and used by more than 75 semiconductor companies worldwide.
Hantro G2 is industry’s first IP to support 4K@60 fps with a single-core architecture using less than 1 million logic gates. Hantro G2 represents the 13th generation of Hantro Video IP, the market leading video semiconductor IP deployed in more than one billion of chips and used by more than 75 semiconductor companies worldwide.
Features
- World’s first single-core 4k@60fps video decoder IP
- Full hardware implementation
- HEVC MP level 5.1 and VP9
- Legacy formats supported through Hantro G1 decoder
- G1 and G2 under common top-level and shared SRAM
- Legacy formats will be integrated into G2 architecture later on
- <100 mW power consumption at 4K@60fps (TSMC40lplvt, slow, worst case)
- 255 MHz minimum clock frequency at 4K@60fps
- Mere 32 MHz at 1080p@30fps
- Multichannel support
- Up to 8 simultaneous 1080p@30fps channels
- High DRAM latency resilience
- Scalable logic area and SRAM
- Available in Q2 / 2013
Block Diagram of the Hantro G2 Multi-format Decoder IP (HEVC and VP9)
View Hantro G2 Multi-format Decoder IP (HEVC and VP9) full description to...
- see the entire Hantro G2 Multi-format Decoder IP (HEVC and VP9) datasheet
- get in contact with Hantro G2 Multi-format Decoder IP (HEVC and VP9) Supplier
configurable
- Configurable PCI Express 4.0 Controller for ASIC/SoC with a configurable AMBA AXI3/AXI4 user interface
- Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC with AMBA AXI User Interface
- Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC
- Super-Fast 8051 Microcontroller Core with Configurable Features and Peripherals
- Super-Fast, Configurable 16-bit 80251 Microcontroller Core
- High-Performance, Configurable, 8-bit Microcontroller Core