RISC-V-based AI IP development for enhanced training and inference
Hardware NLM (Non-Local-Mean) Video Noise Reduction IP core
This algorithm is relatively complex, requiring a large number of gates. VLSI Plus V-NLM-01 product, however, significantly reduces the number of gates by performing two operations in each clock cycle, keeping an energy efficient architecture where consecutive operations are done on neighboring pixels.
View Hardware NLM (Non-Local-Mean) Video Noise Reduction IP core full description to...
- see the entire Hardware NLM (Non-Local-Mean) Video Noise Reduction IP core datasheet
- get in contact with Hardware NLM (Non-Local-Mean) Video Noise Reduction IP core Supplier