Highway Addressable Remote Transducer (HART)
The HART block implements a HART Modem for integration within SoC/ASIC.
The Digital Modem Section of the design is delivered as either a state machine or firmware to be run on the existing ASIC/SoC processor.
The Analog Mixed Signal Section of the design incorporates the required DAC, OpAmps, Comparators. These are silicon proven and available on multiple different target process allowing for the IP to be delivered on most major process.
- TSMC 180nm
- No Analog Options
- 1.8V Core & 3.3V I/O Supplies
- Half−duplex 1200 Bits per Second FSK Modem
- Shift Frequencies of 1200 Hz and 2200 Hz
- Transmit−signal Wave Shaping
- Receive Band−pass Filter
- UART Interface
- Integrated all required Mixed Signal components
- DACs, OpAmps, Comparators, Bandgap/Biasing
- Minimum external components.
- Meets HART Physical Layer Requirements
- Industrial Temperature Range of −40°C to +85°C
- Ultra-Low Power Dissipation.
- Ultra-Compact Die Area.
- The 4–20 mA current loop for process control applications is a de facto standard. They are extensively used to carry signals from process instrumentation to PID controllers, SCADA systems, and programmable logic controllers (PLCs). They are also used to transmit controller outputs to the modulating field devices such as control valves. The HART protocol uses the loop for communications between field devices and controllers. Various automation protocols may replace analog current loops, but 4–20 mA is still a principal industrial standard.
- The 4-20 mA current loop powers a downstream device and provides one piece of control data – i.e. the setting of the current indicates how to control a device. HART allows the downstream device to signal back upstream with diagnostics data by superimposing an FSK signal on top of the 4-20 mA current loop which is then detected and demodulated upstream. The upstream device can similarly superimpose an FSK signal where it wants to convey additional data on 4- 20 mA loop. HART is therefore a half-duplex signalling protocol that uses two tones for transmitting 1s and 0s (1s are at 1,200 Hz and 0s are at 2,200 Hz). The baud rate of the data is 1,200 bits/sec.
- Characterization Report
- Flat Netlist (cdl)
- Layout View (gds2)
- Abstract View (lef)
- Timing View (lib)
- Behavioural Model (Verilog .v)
- Integration Guidelines and Support
- *Subject to Agreement
- IIOT Devices
- 4-20mA Loop-Powered Transmitters for Temperature, Pressure, Flow, and Level Measurement
- HART Modem Interface Connectivity
Block Diagram of the HART Modem IP Core