HDMI 2.0 Rx PHY & Controller IP (Silicon Proven in TSMC 40LP)

This HDMI 2.O Rx IP provides a complete HDMI receiver function and complies with HDMI specification version 2.0b. It consists of two modules, a physical layer (PHY) and a link module. The PHY is upper compatible with DVI receiver and implemented as a hard IP based on TSMC 40LP logic process, while the link module is implemented as a synthesizable soft IP. Built-in High-bandwidth Digital Content Protection (HDCP) cipher protects the transmission of audiovisual content.

• see the entire HDMI 2.0 Rx PHY & Controller IP (Silicon Proven in TSMC 40LP) datasheet
• get in contact with HDMI 2.0 Rx PHY & Controller IP (Silicon Proven in TSMC 40LP) Supplier