English
You are here:
High Density Single Port Reg File Compiler - Samsung 28 nm CMOS28LP
ARM offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part of the ARM Processor / Graphics Optimized packages, ARM Fast Cache Instances deliver tuned performance, power and area when building ARM Processors, Graphics and System IP.
View High Density Single Port Reg File Compiler - Samsung 28 nm CMOS28LP full description to...
- see the entire High Density Single Port Reg File Compiler - Samsung 28 nm CMOS28LP datasheet
- get in contact with High Density Single Port Reg File Compiler - Samsung 28 nm CMOS28LP Supplier
Embedded Memory IP IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- UFS IP for high-performance, low-power interface targeting embedded or removable non-volatile mass storage memory devices
- Customizable Embedded Multi-port PCIe Switch
- Ethernet MAC IP, 10/100/1G Ethernet MAC, DMA (Direct Memory Access) function embedded, Soft IP
- UMC 0.45um Logic process standard gate array asynchronous embedded array high density two port (1R1W) SRAM memory compiler.
- Dual Port, Low Voltage, GF 55LPx with Embedded Flash, HVt & SVt, SRAM Memory Compiler