English
You are here:
High Density Single Port Reg File Compiler - Silterra 130 nm CL130G
ARM offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part of the ARM Processor / Graphics Optimized packages, ARM Fast Cache Instances deliver tuned performance, power and area when building ARM Processors, Graphics and System IP.
View High Density Single Port Reg File Compiler - Silterra 130 nm CL130G full description to...
- see the entire High Density Single Port Reg File Compiler - Silterra 130 nm CL130G datasheet
- get in contact with High Density Single Port Reg File Compiler - Silterra 130 nm CL130G Supplier
Embedded Memory IP IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- UFS IP for high-performance, low-power interface targeting embedded or removable non-volatile mass storage memory devices
- Fast Access Controller – a plug-and-play IP solution for fast embedded Flash Programming and Memory Testing
- General purpose microprocessor incorporating a high performance L1 cache controller and virtual memory management support for high performance embedded system applications
- MCU with integrated 64-bit SRAM controller, Memory Protection Unit and real-time, low latency execution unit, optimized for low cost, low power microcontroller and embedded applications
- FAB1 0.18um 1.8V/5V Embedded Memory Flash Ultra LL Process miniLib+_x000D_