English
MIPI D-PHY 2.0Gbps (4-lanes TX/RX, PLL integrated) TSMC 16FF+LL
You are here:
High Density Two Port Reg File Compiler - Samsung 65 nm CMOS10LP
ARM offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part of the ARM Processor / Graphics Optimized packages, ARM Fast Cache Instances deliver tuned performance, power and area when building ARM Processors, Graphics and System IP.
Features
- High-performance architecture with flexibility to tradeoff density/performance
- Multiple power management modes with power gating and multi-voltage operation
- Comprehensive redundancy scheme
- Flexible margining features
- Optional integrated pipeline
- Soft error repair
- Advanced test features
- Pseudo scan
Benefits
- Minimizes die area and reduce die cost
- Flexible power management allows packaging cost reduction, competitive product with higher battery life
- Enables yield optimization
- Allows yield/performance tradeoff
- Allows high throughput
- Enables yield optimization
- Enhances product quality and minimizes field returns
- Cuts down test time drastically by orders of magnitude reducing overall product test cost significantly
- Improved product quality lowers field failures
Deliverables
- Front End (FE) and Back End (FB) views with full suite of design views and models that support most of the industry's popular design tools can be downloaded from the ARM DesignStart web site at: http://www.arm.com/support/designstart.php
View High Density Two Port Reg File Compiler - Samsung 65 nm CMOS10LP full description to...
- see the entire High Density Two Port Reg File Compiler - Samsung 65 nm CMOS10LP datasheet
- get in contact with High Density Two Port Reg File Compiler - Samsung 65 nm CMOS10LP Supplier
Embedded Memory IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- General purpose microprocessor incorporating a high performance L1 cache controller and virtual memory management support for high performance embedded system applications
- MCU with integrated 64-bit SRAM controller, Memory Protection Unit and real-time, low latency execution unit, optimized for low cost, low power microcontroller and embedded applications
- UFS IP for high-performance, low-power interface targeting embedded or removable non-volatile mass storage memory devices
- 32-bit OTP anti-fuse memory IP with embedded redundancy mechanism and margin check
- UMC 40nm embedded high voltage (eHV) low power Process standard synchronous high density single port register file SRAM memory compiler.