English
You are here:
High Density Two Port Reg File Compiler - UMC 40 nm L40LP
ARM offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part of the ARM Processor / Graphics Optimized packages, ARM Fast Cache Instances deliver tuned performance, power and area when building ARM Processors, Graphics and System IP.
View High Density Two Port Reg File Compiler - UMC 40 nm L40LP full description to...
- see the entire High Density Two Port Reg File Compiler - UMC 40 nm L40LP datasheet
- get in contact with High Density Two Port Reg File Compiler - UMC 40 nm L40LP Supplier
Embedded Memory IP IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- UFS IP for high-performance, low-power interface targeting embedded or removable non-volatile mass storage memory devices
- Dual Port, Low Voltage, GF 55LPx with Embedded Flash, HVt & SVt, SRAM Memory Compiler
- UMC 80nm Embedded High Voltage process standard synchronous high density single port SRAM memory compiler.
- Embedded synchronous single port SRAM/ROM memory controller with AXI slave port.
- FAB1 0.18um 1.8V/5V Embedded Memory Flash Ultra LL Process miniLib+_x000D_