Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
High Density Via Programmable ROM Compiler - GLOBALFOUNDRIES 40 nm 40nmLP
View High Density Via Programmable ROM Compiler - GLOBALFOUNDRIES 40 nm 40nmLP full description to...
- see the entire High Density Via Programmable ROM Compiler - GLOBALFOUNDRIES 40 nm 40nmLP datasheet
- get in contact with High Density Via Programmable ROM Compiler - GLOBALFOUNDRIES 40 nm 40nmLP Supplier
Embedded Memory IP IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- UFS IP for high-performance, low-power interface targeting embedded or removable non-volatile mass storage memory devices
- UMC 55nm embedded flash and embedded E2PROM ultra low power split-gate process synchronous well bias feature HVT periphery high density single port SRAM memory compiler.
- UMC 80nm Embedded High Voltage process standard synchronous high density single port SRAM memory compiler.
- Fast Access Controller – a plug-and-play IP solution for fast embedded Flash Programming and Memory Testing
- General purpose microprocessor incorporating a high performance L1 cache controller and virtual memory management support for high performance embedded system applications