English
You are here:
High Density Via Programmable ROM Compiler - TSMC 28 nm CLN28HPC
ARM offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part of the ARM Processor / Graphics Optimized packages, ARM Fast Cache Instances deliver tuned performance, power and area when building ARM Processors, Graphics and System IP.
View High Density Via Programmable ROM Compiler - TSMC 28 nm CLN28HPC full description to...
- see the entire High Density Via Programmable ROM Compiler - TSMC 28 nm CLN28HPC datasheet
- get in contact with High Density Via Programmable ROM Compiler - TSMC 28 nm CLN28HPC Supplier
Embedded Memory IP IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- UFS IP for high-performance, low-power interface targeting embedded or removable non-volatile mass storage memory devices
- Ethernet MAC IP, 10/100/1G Ethernet MAC, DMA (Direct Memory Access) function embedded, Soft IP
- UMC 55nm embedded flash and embedded E2PROM ultra low power split-gate process synchronous well bias feature HVT+uHVT periphery high density single port SRAM memory compiler.
- UMC 55nm embedded flash and embedded E2PROM ultra low power split-gate process synchronous well bias feature HVT+uHVT periphery high density single port SRAM memory compiler with row redundancy.
- General purpose microprocessor incorporating a high performance L1 cache controller and virtual memory management support for high performance embedded system applications