English
You are here:
High Dynamic Range (HDR) Pipeline
The logiHDR is an Ultra High Definition (UHD) HDR pipeline designed for digital processing and image quality enhancements of the raw image data from HDR sensors. The logiHDR extracts the maximum detail from high-contrast scenes, i.e. scenes with objects highlighted by a direct sunlight and objects placed in extreme shades. The IP core accepts RGB-formatted video inputs with different color depths and merges different exposures into a single HDR image, dynamically enhances the luminance range, and enhances brightness in local areas. The logiHDR can be easily combined with the logiISP Image Signal Processing (ISP) IP core in flexible and configurable video pipelines with advanced processing capabilities.
The logiHDR High Dynamic Range (HDR) Pipeline IP core is prepackaged for Xilinx Vivado IP Integrator (IPI) tool, requires no skills beyond general tools knowledge and can be used in same ways as Xilinx IP cores.
The logiHDR High Dynamic Range (HDR) Pipeline IP core is prepackaged for Xilinx Vivado IP Integrator (IPI) tool, requires no skills beyond general tools knowledge and can be used in same ways as Xilinx IP cores.
Features
- Digitally processes and enhances raw image data from HDR camera sensors
- Supports Xilinx® Zynq®-7000 AP SoC, 7 Series and newer FPGA device families
- Complete and configurable HDR pipeline includes:
- Multiple Exposure Merge, supporting two or three exposures
- Dynamic Range Compression
- Brightness Enhancement
- Supports UHD 4K2Kp60 and resolutions up to 7680x7680 at lower refresh rates
- Parallel pixel processing per clock: 1, 2, or pixels
- Video input formats: RGB 8/10/12/14-bit per color
- Video output formats: RGB 8/10/12-bit per color
- Video Input and output are ARM® AMBA® AXI4-Stream protocol compliant
- Optional registers are AMBA AXI4-Lite protocol compliant
- Available for Xilinx Vivado® IP Integrator
Deliverables
- Documentation: User’s Manual
- Design File Formats: Encrypted VHDL
- Constraints Files: Reference design constraint files
- Verification/Validation: Simulated and HW validated
- Reference Designs & Application Notes: logiREF-VIDEO-HDR-ISP reference design for the Xylon logiUVK kit
- Additional Items:
- logiUVK HDR UltraHD Video Kit
- Stand-alone SW driver
Applications
- Surveillance
- Automotive Driver Assist
- Machine Vision
- Video Conferencing
- Digital Signage
- Medical Imaging
- Aerospace and Defense
View High Dynamic Range (HDR) Pipeline full description to...
- see the entire High Dynamic Range (HDR) Pipeline datasheet
- get in contact with High Dynamic Range (HDR) Pipeline Supplier
High Dynamic Range IP
- Multi (2) Exposures High Dynamic Range (HDR) IP
- Capacitor-less 106 dB dynamic range ADC with low power mode and ultra low latency capability
- High Dynamic Range
- sROMet compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 1M
- sROMet compiler - Memory optimized for high density and high speed - compiler range up to 2M
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k