High Performance Fractional-N RF Frequency Synthesizer PLL in UMC 40LP
pPLL08 uses a LC tank DCO to achieve the performance demands of critical RF systems. It is still low power (< 40 mW) and compact compact (< 0.05 sq mm). The all digital architecture minimises interference from other circuits on the same die, making it capable of supportingSNDR better than 60dB.
pPLL08 integrates easily into any SoC design and includes all the views and models required by back end flows.
The pPLL08F is built using Perceptia’s second generation all digital PLL technology. This robust technology delivers identical performance regardless of PVT conditions. It consumes a small fraction of the area of an analog PLL whilst maintaining comparable performance.
pPLL08F can be used as an integer-N PLL or as a fractional-N PLL. The fractional-N mode provides a high flexibility to choose the best combination of input and output clock frequencies at the system level.
Perceptia further provides integration support and offers customization and migration services.
View High Performance Fractional-N RF Frequency Synthesizer PLL in UMC 40LP full description to...
- see the entire High Performance Fractional-N RF Frequency Synthesizer PLL in UMC 40LP datasheet
- get in contact with High Performance Fractional-N RF Frequency Synthesizer PLL in UMC 40LP Supplier