English
24-bit/-140 dB THD+N Multi-Channel Audio Async Sample Rate Converter
You are here:
High Performance, Low Latency PCIe Gen5 PHY
Terminus Circuits offers best-in-class PHY IP for PCI Express Gen 5/4/3/2/1. The PHY is designed for low latency, low power, small form factor, high interface speeds intended for high performance computing. It is designed with a system-oriented approach to maximize flexibility and ease of integration for our customers.
The PMA ( Physical Media Attachment) is delivered as hard macro and the PCS ( Physical Coding sublayer ) as a synthesizable soft macro. The integrated PHY ( PCS+PMA) of PCIe Gen 5 is backward compatible to PCIe Gen 4/3/2/1/ and designed for various applications like chip_to_chip communication, SSD, HPC for enterprise solutions supporting upto 36dB channel loss. Our PHY architecture support wide range of links with our unique CMU (Clock Management Unit).
PHY IP provides high-performance low power architecture having multi-lane capability for the high-bandwidth applications. It meets the needs of today’s high speed chip-to-chip, board-to-board, and backplane interfaces while being low in power and area.
The PMA ( Physical Media Attachment) is delivered as hard macro and the PCS ( Physical Coding sublayer ) as a synthesizable soft macro. The integrated PHY ( PCS+PMA) of PCIe Gen 5 is backward compatible to PCIe Gen 4/3/2/1/ and designed for various applications like chip_to_chip communication, SSD, HPC for enterprise solutions supporting upto 36dB channel loss. Our PHY architecture support wide range of links with our unique CMU (Clock Management Unit).
PHY IP provides high-performance low power architecture having multi-lane capability for the high-bandwidth applications. It meets the needs of today’s high speed chip-to-chip, board-to-board, and backplane interfaces while being low in power and area.
View High Performance, Low Latency PCIe Gen5 PHY full description to...
- see the entire High Performance, Low Latency PCIe Gen5 PHY datasheet
- get in contact with High Performance, Low Latency PCIe Gen5 PHY Supplier
Block Diagram of the High Performance, Low Latency PCIe Gen5 PHY
PCIe 5.0 PHY IP
- PCIe 5.0 SerDes PHY
- PCIe 5.0 PHY in TSMC (16nm)
- PHY/PCS Logical Sub-Block IP Core for PCIe supporting PCIe 5.0, 4.0, 3.1 PHY/PMA and compliant to the PIPE 5.2 and 4.4.1 Specifications
- PCI Express 5.0/4.0/3.0/2.1/1.1 Core from Rambus
- Customizable Embedded Multi-port PCIe Switch
- Controller IP for PCIe 2.1 as well as with the PHY Interface for PCI Express (PIPE) specification and the AMBA® AXI™ Protocol Specification