English
64-bit embedded processor, fully compliant with the RISC-V ISA
You are here:
High-speed 9-bit, 1.2GSps ADC in 40nm CMOS
This high-speed Analog to Digital Converter (ADC) IP block is implemented in 40nm CMOS process, with fully differential signal path and 12 interleaved outputs specifically designed for wideband signal handling.
The 9-bit ADC is based on 12 timing interleaved 9-bit SAR ADCs, each running at a maximum conversion speed of 100MSps. The typical ADC SFDR is 57dB for a 50MHz input signal with 50dB of SNR. Minimum simulated ENOB is 8.1 LSB. The monolithic ADC is designed to operate with a single external supply, ranging from 1.6V to 3.3V.
The 9-bit ADC is based on 12 timing interleaved 9-bit SAR ADCs, each running at a maximum conversion speed of 100MSps. The typical ADC SFDR is 57dB for a 50MHz input signal with 50dB of SNR. Minimum simulated ENOB is 8.1 LSB. The monolithic ADC is designed to operate with a single external supply, ranging from 1.6V to 3.3V.
View High-speed 9-bit, 1.2GSps ADC in 40nm CMOS full description to...
- see the entire High-speed 9-bit, 1.2GSps ADC in 40nm CMOS datasheet
- get in contact with High-speed 9-bit, 1.2GSps ADC in 40nm CMOS Supplier
ADC IP
- Capacitor-less 106 dB dynamic range ADC with low power mode and ultra low latency capability
- 12-bit 500MS/s Dual Channel IQ ADC
- Capacitor-less 104 dB dynamic range ADC with low power mode and ultra low latency capability
- Capacitor-less 104 dB dynamic range ADC with low power mode and ultra low latency capability
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with very low latency filters and ultra low power mode
- 12 Bit 54 kS/s Cyclic ADC