High Speed and Density Two Port Reg File Compiler - GLOBALFOUNDRIES 130 nm CH013HP
View High Speed and Density Two Port Reg File Compiler - GLOBALFOUNDRIES 130 nm CH013HP full description to...
- see the entire High Speed and Density Two Port Reg File Compiler - GLOBALFOUNDRIES 130 nm CH013HP datasheet
- get in contact with High Speed and Density Two Port Reg File Compiler - GLOBALFOUNDRIES 130 nm CH013HP Supplier
Embedded Memory IP IP
- The SST SuperFlash® IP is an embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability.
- UFS IP for high-performance, low-power interface targeting embedded or removable non-volatile mass storage memory devices
- UMC 0.45um Logic process standard gate array asynchronous embedded array high density two port (1R1W) SRAM memory compiler.
- UMC 80nm Embedded High Voltage process standard synchronous high density single port SRAM memory compiler.
- 32-bit OTP anti-fuse memory IP with embedded redundancy mechanism and margin check
- MCU with integrated 64-bit SRAM controller, Memory Protection Unit and real-time, low latency execution unit, optimized for low cost, low power microcontroller and embedded applications