High Speed Integer PLL IP
PLL is designed to multiply an input clock signal by an integer 40 and 50. The output is 2.5GHz with 50% duty cycle with quadrature phases.
View High Speed Integer PLL IP full description to...
- see the entire High Speed Integer PLL IP datasheet
- get in contact with High Speed Integer PLL IP Supplier