English
Dual thread, superscalar, embedded 32-bit RISC-V core with 9-stage pipeline
You are here:
High voltage analog IO pads
ESD solutions and Analog Pads
* higher voltage ratings (upto 12V)
* All voltage domains (0.85V to 5.0V)
* higher voltage ratings (upto 12V)
* All voltage domains (0.85V to 5.0V)
Features
- Analog Pads
- Power Pads
- Ground Pads
- ESD protection cells
Benefits
- Low capacitance for high speed/high frequency
- Overvoltage tolerant
- Hot swap
- High CMRR
- Undervoltage tolerant
- High voltage cells
- Small area
- High EOS (IEC 61000-4-5)
- High System ESD (IEC 61000-4-2)
- Latch up immune (JEDEC78)
Deliverables
- .gds
- .lvs support
- datasheet
- documentation
- integration services
Applications
- Any (Wireless, communication, consumer, automotive, high speed, ...)
View High voltage analog IO pads full description to...
- see the entire High voltage analog IO pads datasheet
- get in contact with High voltage analog IO pads Supplier
analog IO IP
- High ESD analog IO library
- Low capacitance analog IO
- Low Leakage Analog IO Pads
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell
- A 130nm Wirebond IO library with 3.3V GPIO, LVDS TX & RX, 3.3V I2C open-drain, analog cell and OTP program cell
- A 180nm Flip-Chip IO library with 1.2-1.8V GPIO, 1.8V & 5V analog/RF, 20-36V ultra-low leakage low-cap HV analog and OTP program cell