English
USB 3.0 SuperSpeed Dual Role Device Controller (USB-IF Certified)
You are here:
HiGig Ethernet MAC
The HiGig™ MAC transmits and receives data between a host processor and a HiGig™ / Ethernet network that enables networking customers to add features like quality of service (QoS), port trunking, mirroring across devices, and link aggregation at higher layers of the OSI network model. The HiGig™ MAC ensures that the Media Access rules specified in the 802.3ae IEEE standard and HiGig™ Protocol definitions are met while transmitting a frame of data over Ethernet. On the receive side, it extracts the different components of a frame and transfers them to higher applications through a FIFO interface.
The HiGig™ / Ethernet MAC IP core is a user-configurable IP core, which allows the configuration of the IP and generation of a netlist and simulation file for use in designs. Please note that generating a bitstream may be prevented or the bitstream may have time logic present unless a license for the IP is purchased. The HiGig™ MAC IP core from Lattice supports the LatticeECP3 and LatticeSC/M FPGA families.
HiGig™, HiGig2™ are trademarks of Broadcom Corporation.
The HiGig™ / Ethernet MAC IP core is a user-configurable IP core, which allows the configuration of the IP and generation of a netlist and simulation file for use in designs. Please note that generating a bitstream may be prevented or the bitstream may have time logic present unless a license for the IP is purchased. The HiGig™ MAC IP core from Lattice supports the LatticeECP3 and LatticeSC/M FPGA families.
HiGig™, HiGig2™ are trademarks of Broadcom Corporation.
Features
- Compliant to the Broadcom HiGig and HiGig2 Protocol Definitions
- 64-bit wide internal data path operating at a maximum frequency of 187.5 MHz (LatticeECP3 maximum 156 MHz)
- XGMII interface to the PHY layer (using IODDR external to the core)
- XAUI interface to the PHY layer (using PCS/SERDES external to the core)
- Simple FIFO interface with user’s application
- Optional multicast address filtering
- Transmit and receive statistics vector
- Optional statistics counters of length from 16 to 40 (external to the core)
- Variable-sized packet transmission with fixed sized messaging capability (HiGig2 Only)
- Programmable Inter Frame Gap
- Supports:
- Full duplex operation
- Flow control using PAUSE frames (for HiGig) and messaging (for HiGig2)
- Automatic padding of short frames
- Optional FCS generation during transmission
- Optional FCS stripping during reception
- Jumbo frames up to 16k
- Inter frame Stretch Mode during transmission
- Deficit Idle Coun
Block Diagram of the HiGig Ethernet MAC IP Core
View HiGig Ethernet MAC full description to...
- see the entire HiGig Ethernet MAC datasheet
- get in contact with HiGig Ethernet MAC Supplier
FPGA IP
- Ethernet Switch / Router - Efficient and Massively Customizable
- Embedded FPGA cores in TSMC 22ULP/28HPC/HPC+
- Embedded FPGA
- Aurora-like 8b/10b @3Gbps for ALTERA Devices
- 4-lane MIPI CSI2 serial video transmitter for FPGA implementations
- Low Latency & size Interlaken core for ASIC or FPGA, up to 1,000Gbps, 32 lanes, 112G/lane