HMAC-SHA-2 (224/256/384/512) 100 Million Trace DPA Resistant Crypto Accelerato
I2C Bus Interface
frame generation/extraction, and thus reducing overhead from the system application. A flexible parallel interface is used for on-chip data transfer, facilitating integration of the iniSCI core to the rest of the system.
View I2C Bus Interface full description to...
- see the entire I2C Bus Interface datasheet
- get in contact with I2C Bus Interface Supplier