English
You are here:
I2C Controller IP Core
The I2C (Inter-Integrated Circuit) Controller IP Core is a two-wire, bi-directional serial bus that provides simple and efficient method of data transmission over a short distance between many devices. Avalon compliant I²C Controller provides an interface between Nios II processor and I²C device. It can work as Master/Slave transmitter or Master/Slave receiver depending on working mode determined by Nios II processor. The I²C Controller IP core incorporates all features required by the latest I²C specification including clock synchronization, arbitration, multi-master systems and Fast-speed transmission mode.
It is provided as Altera SOPC Builder ready component and integrates easily into any SOPC Builder generated system.
It is provided as Altera SOPC Builder ready component and integrates easily into any SOPC Builder generated system.
Features
- Compatible with Philips I²C(PCF 8584) standard
- Supports both Master and Slave mode
- Automatic detection and adoption to bus interface type
- Multi-master operation
- Byte-by-byte data-transfer is driven by Interrupt or Bit-polling
- Arbitration-lost interrupt with automatic transfer cancellation
- Start/Stop/Repeated Start/Acknowledge generation
- Start/Stop/Repeated Start detection
- Bus-Busy detection
- Supports 7 bit addressing mode
- Operates from wide range of input clock frequencies
- Static synchronous design
- Avalon Bus compliant
- Verification
- The SLS I²C Controller IP Core's functionality is verified in ModelSim simulation software using test bench written in verilog HDL.
- The I²C Controller's functionality (as a Master) is tested by interfacing with RTC (Real Time Clock) and I²C EPROM on SLS UP3 Education Kit.
- The I²C Controller's functionality (as a Slave) is tested by communicating with another instance of the same core working as master and also with the SLS I²C Master IP Core on the UP3 Education Kit.
Benefits
- 30 Day free evaluation
- Direct support from IP design Engineers
- System development support available
- Hardware (PCB) development support available
- Software and application development support also available
Deliverables
- Evaluation version
- Encrypted Core
- One (1) month evaluation license at no cost (from the License Request page )
- Reference Design with full programming file generation for ESDK 1C6 board (QAR file)
- Simulation library for Altera-Modelsim v6.3g_p1
- Nios II Sample Application
- I²C Controller application using Interrupt
- RTC application using Interrupt
- Drivers
- HAL driver (Object code)
- Documentation
- IP Core user guide
- Hardware and Simulation tutorial
- HAL API user guide
- Full version
- Encrypted Core
- One (1) year development license for single project on single node. Other licensing schemes available. Please contact sales@slscorp.com for details
- Reference Design with full programming file generation for ESDK 1C6 board (QAR file)
- Simulation library for Altera-Modelsim v6.3g_p1
- Nios II Sample Application
- I²C Controller application using Interrupt
- RTC application using Interrupt
- Drivers
- HAL driver (Object code)
- Documentation
- IP Core user guide
- Hardware and Simulation tutorial
- HAL API user guide
View I2C Controller full description to...
- see the entire I2C Controller datasheet
- get in contact with I2C Controller Supplier
i2c IP
- I2C Slave
- TSMC based IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analog/RF across multiple technology nodes
- A 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- A 22nm Wirebond IO library with dynamically switchable 1.8V/3.3V GPIO, 3.3V I2C open-drain, & analog cells
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell
- A 130nm Wirebond IO library with 3.3V GPIO, LVDS TX & RX, 3.3V I2C open-drain, analog cell and OTP program cell